

11


[]

.4


I.A









4/25












WWWWWWW Sock-2-Back if No One Else | DMA_Back_2-Back DMA_Back-2-Back if No One Else but cpu_de—granted and dma pre—granted DMA Request cpu g_transaction dma request back to back ARBITRATION PROTOCOL EXAMPLE BACK-TO-BACK TRANSACTION **®** cpu finish cpu g_transaction cpu b_transaction but CPU Request (5) $\frac{1}{1}$ back to back cpu request back to back cpu granted (0) dma_red dma_gnt cbn_red cpu_gnt 쑹 Ç

7/25







10/25




--




12/25






14/25



15/25






FIG.16
TSA RECEIVE
BLOCK DIAGRAM






FIG.18

18/25



DMAC BLOCK DIAGRAM

ľЦ



20/25






FIG.21
BUFFER DESCRIPTOR

	197							
31 26	25	24	23	22 \ 20	19	18	17	16
Reserved	ΙE	0	TIC	Reserved	MSA	IBD	F	L


FIG.22


DMA CONTROL & STATUS
FIELD OF DESCRIPTOR







23/25





24/25





PC CARD INTERFACE